

**IN THE CLAIMS**

1. (Previously Amended) A precoder comprising:  
  
a judgment unit configured to judge whether an odd number or even number of '1's exists in data input signals of N channels inputted at an  $n^{\text{th}}$  time of channel input;  
  
a toggle unit configured to toggle an output signal of the judgment unit when said number of '1's is judged by the judgment unit to be odd, said toggle unit determining an output value of a channel of the N channels; and  
  
communicatively connected to the toggle unit, an output unit configured to determine output values of other channels of the N channels according to respective ones of the data input signals.
2. (Original) The precoder as claimed in claim 1, wherein the judgment unit includes a plurality of exclusive OR gates connected to each other in a pyramid configuration, so that the judgment unit outputs to the toggle unit '0' when said number of '1's is judged by the judgment unit to be even, or '1' when said number of '1's is judged by the judgment unit to be odd.
3. (Previously Amended) The precoder as claimed in claim 2, wherein the output unit includes N-1 XOR gates configured to perform XOR operations sequentially, each operation having as an input a respective one of said input signals and having as a further input a signal representative of a respective one of the channel output values.

4. (Previously Amended) The precoder as claimed in claim 3, wherein the toggle unit comprises:

an AND gate configured to ANDing said output signal of the judgment unit and a clock signal; and

a T flip-flop (T-FF) configured to toggling an output signal of the AND gate at each rising edge of the output signal of the AND gate.

5. (Currently Amended) The precoder as claimed in claim 2, wherein the output unit includes N-1 XOR gates configured to perform XOR operations, each operation having as an input a respective one of said input signals and further having as an input a signal representative of a respective one of the channel output values.

6. (Previously Amended) The precoder as claimed in claim 5, wherein the toggle unit comprises:

an AND gate configured to perform ANDing said output signal of the judgment unit and a clock signal; and

a T flip-flop (T-FF) configured to toggle an output signal of the AND gate at each rising edge of the output signal of the AND gate.

7. (Previously Amended) The precoder as claimed in claim 2, wherein the toggle unit comprises:

an AND gate configured to perform ANDing said output signal of the judgment unit and a clock signal; and

a T flip-flop (T-FF) configured to toggle an output signal of the AND gate at each rising edge of the output signal of the AND gate.

8. (Previously Amended) The precoder as claimed in claim 1, wherein the toggle unit comprises:

an AND gate configured to perform ANDing said output signal of the judgment unit and a clock signal; and

a T flip-flop (T-FF) configured to toggle an output signal of the AND gate at each rising edge of the output signal of the AND gate.

9. (Previously Amended) The precoder as claimed in claim 1, wherein the output unit includes N-1 XOR gates configured to perform XOR operations sequentially, each operation having that has as an input a respective one of said input signals and that has as a further input a signal representative of a respective one of the channel output values.

10. (Previously Amended) The precoder as claimed in claim 9, wherein the toggle unit comprises:

an AND gate configured to perform ANDing said output signal of the judgment unit and a clock signal; and

a T flip-flop (T-FF) configured to toggle an output signal of the AND gate at each rising edge of the output signal of the AND gate.

11. (Previously Amended) The precoder as claimed in claim 1, wherein the output unit includes N-1 XOR gates configured to perform XOR operations, each operation having as an input a respective one of said input signals and further having as an input a signal representative of a respective one of the channel output values.

12. (Previously Amended) The precoder as claimed in claim 11, wherein the toggle unit comprises:

an AND gate configured to perform ANDing said output signal of the judgment unit and a clock signal; and

a T flip-flop (T-FF) configured to toggle an output signal of the AND gate at each rising edge of the output signal of the AND gate.

13 – 15. (Canceled)

16. (Currently Amended) An optical duo-binary transmission apparatus comprising:

a precoder configured to code in parallel data input signals of N channels, wherein the precoder includes a judgment unit for judging whether an odd number or even number of '1's exist in data input signals of N channels inputted at an n<sup>th</sup> time of channel input; and

a multiplexer configured to time division multiplex the signals coded by the precoder.

17. (Currently Amended) The optical duo-binary transmission apparatus as claimed in claim 16, wherein the precoder further comprises:

~~a judgment unit for judging whether an odd number or even number of '1's exist in data~~

~~input signals of N channels inputted at an n<sup>th</sup> time of channel input;~~

a toggle unit for toggling an output signal of the judgment unit when said number of '1's is judged by the judgment unit to be odd, said toggling determining an output value of a channel of the N channels; and

communicatively connected to the toggle unit, an output unit for determining output values of other channels of the N channels according to respective ones of the data input signals.

18. (Original) The optical duo-binary transmission apparatus as claimed in claim 16, wherein the precoder further comprises a unit to which the data input signals serve as input, said unit being comprised of m stages of XOR gates wherein  $N = 2^m$ .

19. (Original) The optical duo-binary transmission apparatus as claimed in claim 18, wherein the precoder further comprises an output unit having N-1 stages of XOR gates.

20. (Previously Amended) The optical duo-binary transmission apparatus as claimed in claim 19, wherein the units comprised on m stages are joined to the output unit by an AND gate feeding a T flip-flop (T-FF).